
10
DS608F1
CS5342
SWITCHING CHARACTERISTICS - SERIAL AUDIO PORT
(Logic "0" = GND = 0 V; Logic "1" = VL, CL = 20 pF)
11. SCLK must be derived synchronously from MCLK and the ratio of SCLK/LRCK must be equal to 48.
Parameter
Symbol
Min
Typ
Max
Unit
MCLK Specifications
MCLK Period
tclkw
26
-
30
ns
52
-
1302
ns
MCLK Pulse Duty Cycle
40
-
60
%
Master Mode
SCLK falling to LRCK
tmslr
-20
-
20
ns
SCLK falling to SDOUT valid
tsdo
--
32
ns
SCLK Duty Cycle
Single-Speed
Double-Speed
Quad-Speed
-
50
33
-
%
Slave Mode
LRCK Duty Cycle
40
-
60
%
SCLK Period
tsclkw
313
-
ns
SCLK Duty Cycle
45
-
55
%
SDOUT valid before SCLK rising
tstp
10
-
ns
SDOUT valid after SCLK rising
thld
5-
-
ns
SCLK falling to LRCK edge
tslrd
-20
-
20
ns
LRCK Duty Cycle
40
-
60
%
tsclkw
208
-
ns
SCLK Duty Cycle
45
-
55
%
SDOUT valid before SCLK rising
tstp
10
-
ns
SDOUT valid after SCLK rising
thld
5-
-
ns
SCLK falling to LRCK edge
tslrd
-20
-
20
ns
LRCK Duty Cycle
40
-
60
%
tsclkw
104
-
ns
SCLK Duty Cycle
40
-
50
%
SDOUT valid before SCLK rising
tstp
10
-
ns
SDOUT valid after SCLK rising
thld
5-
-
ns
SCLK falling to LRCK edge
tslrd
-8
-
8
ns